CY28378
...................... Document #: 38-07519 Rev. ** Page 15 of 21
IDDPD3
3.3V Shutdown Current
VDD_CORE/VDDQ3 = 3.465V
25
mA
AC Electrical Specifications[2]
Parameter
Output
Description
Test Conditions
Min.
Max.
Unit
t1
All
Output Duty Cycle[3]
t1A/(t1B)
45
55
%
t2
CPUT/C
Rise Time
Measured at 20% to 80% of Voh
175
800
ps
t2
48MHz, REF
Rising Edge Rate
Between 0.4V and 2.4V
0.5
2.0
V/ns
t2
PCI, 3V66,
Rising Edge Rate
Between 0.4V and 2.4V
1.0
4.0
V/ns
t3
CPUT/C
Fall Time
Measured at 80% to 20% of Voh
175
800
ps
t3
48MHz, REF
Falling Edge Rate
Between 2.4V and 0.4V
0.5
2.0
V/ns
t3
PCI, 3V66
Falling Edge Rate
Between 2.4V and 0.4V
0.7
4.0
V/ns
t4
CPUT/C
CPU-CPU Skew
Measured at Crossover
150
ps
t5
3V66 [0:1]
3V66-3V66 Skew
Measured at 1.5V
500
ps
t6
PCI
PCI-PCI Skew
Measured at 1.5V
500
ps
t7
3V66,PCI
3V66-PCI Clock Skew
3V66 leads. Measured at 1.5V
1.0
4.5
ns
t8
CPUT/C
Cycle-Cycle Clock Jitter
Measured at Crossover t8 = t8A – t8B
with all outputs running
600
ps
t9
3V66
Cycle-Cycle Clock Jitter
Measured at 1.5V t9 = t9A – t9B
600
ps
t9
48MHz
Cycle-Cycle Clock Jitter
Measured at 1.5V t9 = t9A – t9B
600
ps
t9
PCI
Cycle-Cycle Clock Jitter
Measured at 1.5V t9 = t9A – t9B
600
ps
t9
REF
Cycle-Cycle Clock Jitter
Measured at 1.5V t9 = t9A – t9B
1000
ps
CPUT/C, PCI
Settle Time
CPU and PCI clock stabilization from
power-up
3
ms
tRFM
CPUT/C
Rise/Fall Matching
Measured with test loads[4, 5]
30
VOVS
CPUT/C
Overshoot
Measured with test loads[5]
Voh + 0.2
V
VUDS
CPUT/C
Undershoot
Measured with test loads[5]
–0.2
V
VOH
CPUT/C
High-level Output Voltage Measured with test loads[5]
0.65
0.74
V
VOL
CPUT/C
Low-level Output Voltage
Measured with test loads[5]
0.0
0.05
V
VOX
CPUT/C
Crossover Voltage
Measured with test loads[5]
250
550
mv
Notes:
2. All parameters specified with loaded outputs.
3. Duty cycle is measured at 1.5V when VDD = 3.3V. When VDD = 2.5V, duty cycle is measured at 1.25V.
4. Determined as a fraction of 2*(Trp – Trn)/(Trp +Trn) Where Trp is a rising edge and Trp is an intersecting falling edge.
5. The test load is Rs = 33.2W, Rp = 49.9W in test circuit.
DC Electrical Specifications (continued)
Parameter
Description
Condition
Min.
Max.
Unit
相关PDF资料
CY284108ZXC IC CLOCK SERV CK410B 56TSSOP
CY28410OXC-2 IC CLOCK CK410 GRANTSDALE 56SSOP
CY28410OXC IC CLOCK CK410 GRANTSDALE 56SSOP
CY28411ZXC IC CLOCK CK410M ALVISO 56TSSOP
CY28442ZXC-2 IC CLOCK ALVISO PENTM 56TSSOP
CY28445LFXC-5 IC CLOCK CALISTOGA CK410M 68QFN
CY28446LFXC IC CLOCK CALISTOGA CK410M 64QFN
CY28447LFXC IC CLOCK CALISTOGA CK410M 72QFN
相关代理商/技术参数
CY28378OXCT 功能描述:时钟发生器及支持产品 Sys Clk Pentium 4 & Intel Brookdale 845 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
CY28381 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:High-Performance SiS645DX/648DX/650/651 Intel Pentium 4 Clock Synthesizer
CY28381OC 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Cypress Semiconductor 功能描述:
CY28381OCT 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:High-Performance SiS645DX/648DX/650/651 Intel Pentium 4 Clock Synthesizer
CY28400 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:100-MHz Differential Buffer for PCI Express and SATA
CY28400_05 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:100-MHz Differential Buffer for PCI Express and SATA
CY28400-2 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:100-MHz Differential Buffer for PCI Express and SATA
CY28400OC 功能描述:时钟缓冲器 100 MHz Diff Buffer PCI Express & SATA RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟(最大值): 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel